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Abstract 
Signal vias are commonly used in multi- 
layer printed circuit board (PCB) design. 
For a signal via transitioning through the in- 
ternal power and ground planes, the return 
current has to jump from one reference plane 
to another reference plane. The discontinu- 
ity of the return current a t  the via excites 
the power and ground planes, and results in 
power bus noise, and can produce an EM1 
problem as well. Numerical methods, such 
as finite-difference time-domain (FDTD), 
Moment Methods (MOM), and partial ele- 
ment equivalent circuit (PEEC), were em- 
ployed herein to study this problem. The 
modeled results were supported by the mea- 
91 
surement:;. In addition, the EM1 mitigation 
approach of adding decoupling capacitors 
was investigated with the FDTD method. 
I. Introduction 
Routing it signal trace on different planes 
is widely used in multi-layer PCB design 
due to increasing board density. The DC 
power bufj is usually placed as eqtire inter- 
nal planes, and the inter-plane capacitance 
is beneficial for EMC purposes. A typical 
routing of the signal trace with a via tran- 
sition on a 4-layer board is shown in Fig- 
ure 1. The signal transitions through a via 
that penetrates the internal DC power bus, 
and the s,ignal trace is referenced to dif- 
ferent planes on the opposite board sides. 
At high frequencies, the signal return cur- 
rent at the via has to make a transition 
from the lower reference plane to the up- 
per reference plane. Since the interplane ca- 
pacitance of the reference planes provides 
a nominally low-impedance path (except at 
certain resonance frequencies), the current 
may return by displacement current. As a 
result, this return displacement current ex- 
cites the power planes, and results in an 
EM1 problem. Similar problems were stud- 
ied with the via parameters extracted from 
the analysis of via interconnects [l]. In ad- 
dition, the waveforms at  the source and load 
for a signal trace with via transitions were 
previously studied for signal integrity pur- 
poses [2]. In an effort to mitigate the EM1 
resulting from a signal via transition, decou- 
pling capacitors might be placed near the 
via to provide a low-impedance path for the 
return current. However, the impedance of 
the decoupling capacitor interconnect will 
limit the effectiveness of this strategy. The 
EM1 resulting from the DC power bus due to 
the signal transition through vias, and plac- 
ing decoupling capacitors to mitigate the 
problem are studied herein with numerical 
methods. The modeled results were sup- 
ported by measurements on the constructed 
experimental boards. 
11. EM1 modeling and measurements 
EM1 resulting from the DC power bus with 
a via transition was studied by modeling 
layera 
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4 Signal ......., 
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Figure 1. A signal via transition- 
ing through internal power and 
ground planes. 
and measuring an experimental board. For 
this purpose, the 4-layer test board was con- 
structed to have internal power and ground 
planes, and a signal via transition. The 
configuration o€ the board is shown in Fig- 
ures 2 and 3. A signal trace was routed 
on the top and bottom planes, and con- 
nected by a via penetrating the power and 
ground planes. The line-width of the sig- 
nal trace was 10 mils., and the trace had 
a microstrip line structure. The charac- 
teristic impedance of the singal trace was 
88 R, and the bottom trace was terminated 
with a 91 Q resistor. The length of the 
signal trace on the top and bottom planes 
was 5 cm. ‘The test board had a dimen- 
sion of 15 cm x 10 cm, a dielectric con- 
stant of 3.5, and a layer spacing of 45 mils. 
For investigating the EM1 from the power 
planes, probes were attached to the power 
planes, and S-parameters were measured. 
An HP8753D network analyzer was used, -to 
measure the IS211 of the test board. Port 1 of 
the network analyzer was connected to the 
signal trace on the top plane, and Port 2 was 
connected to the power planes, as shown in 
Figure 3. Two 0.085” semi-rigid coaxial ca- 
92 
ble probes were built and soldered to the 
test board to  make the ISzl1 measurements. 
The same configuration was modeled with 
FDTD to calculate the In the FDTD 
modeling, the signal trace was modeled with 
one PEC cell in width, and the dielectric 
layer was modeled with three cells. The cell 
size was 1 mm x 0.254 mm x 0.356 mm, 
and the total number of cells was 3.4 mil- 
lion. A thin-wire algorithm was used for 
modeling the signal via [3]. A modulated 
Gaussian source with 50 R impedance was 
placed at  Port 1, and Port 2 was modeled 
with a 50 R load so that the ports of the net- 
work analyzer were correctly modeled. The 
time step was 5.7 x sec, and 40,000 
time steps were used to record the time his- 
tory of the voltages and currents a t  Port 1 
and Port 2. In addition, the dielectric loss 
of the board was modeled with an effective 
conductivity [4]. The effective conductivity 
was 4 x S/cm in the modeling from 
100 MHz to 2 GHz. Other numerical meth- 
ods] such as MO-M [5] and PEEC [6], were 
used to model this test board, and IS211 cal- 
culated. For MOM modeling, the patch size 
was approximately l/lOth of the shortest 
wavelength, and 3000 unknowns were used 
and solved. The power and ground planes 
were modeled as zero-thickness conductors. 
For PEEC modeling, the cell size was ap-1 
proximately 1/12th of the shortest wave- 
length, with an unknown number of 4500. 
The modeled and measured results of lS2ll 
are shown in Figure 4. In general, the re- 
sults agree well from 100 MHz to 2 GHz. 
The peaks of the lSzll are due to  the TMmn 
modes of the DC power bus. In particular] 
the peaks at  790 MHz and 1.06 GHz corre- 
spond to the TMol and TM20 modes. The 
results indicate that the power bus is excited 
by the via transition. 
1.5 cm ~ - -  1.5 cm - 
1 cm ir i Port2 
6.61 cm 1 mounting pads for decoupling capacitor 
I 3 3  I Y  1 1 Port I -\\2 , 9 l Q  resistor 1 ,b,, --
I O  nul line width 
- 
I-+ 5 c m  -I- 5 c m  -/--i 
1 cm 3 mm 
Figure 2. The top view of the test 
bo,ard with a signal via transi- 
tion. 
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Figure 3. The configuration of the two 
port measurements on the power 
planes. 
Decoupliiig capacitors are often used as an 
EM1 mitigation strategy. To test the ef- 
fect of ii local decoupling capacitor, an 
SMT decoupling capacitor was placed near 
the via transition on the test board, and 
was modeled with FDTD. For the same 4- 
layer PC B geometry] the decoupling capac- 
itor was placed 2 mm away from the via, 
as shown in Figure 2. The capacitor was 
0.01 p F ,  and had a 0.1 R resistance in series. 
The values of the capacitor were determined 
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Figure 4. The modeled and measured 
of the test board. results of 
of the capacitor with the power bus were 
also modeled in the FDTD modeling. Both 
the modeled and measured results of IS211, 
as shown in Figure 5, showed little improve- 
ment with this decoupling capacitor present 
on the board. This suggests the impedance 
of the SMT capacitor intercbnnect was sig- 
nificant compared with the impedance of the 
DC power bus parallel planes. The inter- 
connect inductance in this study was sig- 
nificant in part due to the thickness of the 
test board. Therefore, a t  high frequencies, 
the return current primarily takes the dis- 
placement current path. To further study 
the use of the decoupling capacitor for EM1 
mitigation, four decoupling capacitors were 
placed around the via symmetrically. The 
location of the capacitors, and the FDTD 
modeled IS2, I are shown in Figure 6. Two 
values of decoupling capacitors, 0.01 p F  and 
0.1 p F ,  were chosen, and the results of (S2ll 
are identical above 100 MHz. The peak 
at  250 MHz is due to the interconnect in- 
ductance of the capacitors resonanting with 
the power bus inter-plane capacitance. Al- 
though a decrease of 2 to 8 dB in 15211 is 
found at the peaks above 700 MHz, plac- 
ing multiple capacitors for every via tran- 
sition is difficult to  implement in a high- 
density PCB design. Other EM1 mitigation 
approaches, such as placing capacitors uni- 
formly on the board, and adding losses in 
series with the decoupling capacitors, must 
be used to mitigate the EM1 resulting from 
the via transitions.. 
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Figure 5. The modeled and measured 
results of IS21 I with a local decou- 
pling capacitor. 
111. Conclusions 
Signal via transitioning through the DC 
power bus can result in significant EM1 
problems. This EM1 problem can be studied 
and modeled with numerical methods. The 
numerical modeling is accurate and facili- 
tates the analysis of the resulting EM1 from 
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Figure 6. The modeled results of l S ~ l l  
with four local decoupling capac- 
itors. 
electric constant, and decoupling capacitor 
location. The effect of the local SMT de- 
coupling is dependent on the interconnects 
of the capacitors. Therefore, minimizing the 
interconnect inductance is useful to mitigate 
the EM1 from the power bus. In addition, a 
low inter-plane impedance of the power bus 
can help the current return. This can be 
achieved by using a small layer spacing, and 
a proper dielectric constant. 
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